
								F	REVISION	ONS										
LTR					[DESCR	RIPTION	١					DA	TE (YF	R-MO-E	DA)		APPF	ROVED	
Α	Chai	nges ii	n acco	ordance	rdance with NOR 5962-R167-96.							7-01			M. A	. Frye				
В	Chai	nges ii	n acco	ordance	e with	NOR :	5962-F	R126-9	97.					96-1	1-19			M. A	. Frye	
С	devi	ce type	e 03.	03. A	e boile	rplate	. Edito	orial ch	nanges					97-0	3-26				lonnin	
D				te and											5-05				lonnin	
E	Upda	ate dra	wing	to refle	ect cur	rent M	IIL-PR	F-385	35 req	uireme	ents	· IIb		14-1	0-07		С	harles	F. Sa	ffle
REV	E	E	E	Е	E	E	E	E	E	E	E	E	E							
				E 38		E 40	E 41	E 42												
SHEET	35	36	37	38	39	40	41	42	43	44	45	46	47	E	E	E	E	E	E	E
														E 28	E 29	E 30	E 31	E 32	E 33	E 34
SHEET REV	35 E	36 E	37 E	38 E	39 E 19	40 E	41 E	42 E	43 E	44 E	45 E	46 E	47 E							
SHEET REV SHEET	35 E	36 E	37 E	38 E 18	39 E 19	40 E	41 E 21	42 E 22	43 E 23	44 E 24	45 E 25	46 E 26	47 E 27	28	29	30	31	32	33	34
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A	35 E 15	36 E 16	37 E	38 E 18 REV SHE PREI	39 E 19 'EET PARED	40 E 20 D BY ling	41 E 21 E	42 E 22 E	43 E 23 E	44 E 24 E	45 E 25 E	46 E 26 E 6	47 E 27 E 7	28 E 8	29 E 9	30 E 10 MAR O 432	31 E 11 RITIMI 218-3	32 E 12 E 990	33 E 13	34 E
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI	35 E 15	36 E 16	37 E	38 E 18 REV SHE PREI Je	39 E 19 CET PARED Eff Bow	40 E 20 D BY ling BY	41 E 21 E	42 E 22 E	43 E 23 E	44 E 24 E	45 E 25 E	46 E 26 E 6	47 E 27 E 7	28 E 8	29 E 9	30 E 10	31 E 11 RITIMI 218-3	32 E 12 E 990	33 E 13	34 E
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR US	35 E 15 NDAF OCIRCAWING	36 E 16 RD CUIT G	37 E 17	38 E 18 REV SHE PREI Je CHE APPI M	39 E 19 / EET PARECE OF BOWN CKED FOR BOWN ROVED I CONTROLL CONTROL CONTROL CONTROL CONTROL CONTROLL CONTROL CONTR	40 E 20 D BY ling BY O BY A. Frye	41 E 21 E 1	42 E 22 E 2	43 E 23 E	44 E 24 E 4	45 E 25 E 5	46 E 26 E 6	47 E 27 E 7 DLA I DLUM //www	28 E 8 -AND BUS, v.land	29 E 9 AND OHIO	30 E 10 MAR O 432	31 E 11 RITIMi 218-39 ime.d	32 E 12 E 990 la.mi	33 E 13	34 E 14
SHEET REV SHEET REV STATUS OF SHEETS PMIC N/A STAI MICRO DRA THIS DRAWIN FOR US	35 E 15 NDAF OCIRCAWING NG IS A SE BY A RTMEN NCIES (36 E 16 CUIT G VAILAI ALL ITS DF THE	37 E 17	38 E 18 REV SHE PREI Je CHE APPI M	39 E 19 / EET PARECE OF BOWN CKED FOR BOWN ROVED I CONTROLL CONTROL CONTROL CONTROL CONTROL CONTROLL CONTROL CONTR	40 E 20 BY ling BY A. Frye	41 E 21 E 1	42 E 22 E 2	43 E 23 E	44 E 24 E 4	45 E 25 E 5	46 E 26 E 6	47 E 27 E 7 DLA I DLUM //www	28 E 8 -AND BUS, v.land	29 E 9 AND OHIO dandi	30 E 10 MAR O 432 mariti	31 E 11 RITIMi 218-39 ime.d	32 E 12 E 990 la.mi	33 E 13	34 E 14

1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number 1/	Circuit function	Access time
01	55161	256K x 16-bit multiport video RAM	80 ns
02	55161	256K x 16-bit multiport video RAM	70 ns
03	55161	256K x 16-bit multiport video RAM	75 ns

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

<u>Device class</u>	Device requirements documentation
М	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	<u>Descriptive designator</u>	<u>Terminals</u>	Package style
Χ	CMGA1-68	68	Pin grid array
Υ	See figure 1	64	Flatpack with tie bar

Certification and qualification to MIL-PRF-38535

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1/ Generic numbers are listed on the Standard Microcircuit Drawing Source Approval Bulletin at the end of this document and will also be listed in QML-38535 (see 6.6.1 herein).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 2

Q or V

1.3 Absolute maximum ratings. 2/ 3/

 Case X
 See MIL-STD-183

 Case Y
 15°C/W

 Junction temperature (T_J)
 +175°C

1.4 Recommended operating conditions.

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at http://quicksearch.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation.

JEDEC - SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD 78 - IC Latch-Up Test.

(Copies of these documents are available online at http://www.jedec.org or from JEDEC – Solid State Technology Association, 3103 North 10th Street, Suite 240-S, Arlington, VA 22201-2107.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 3/ All voltage values in this specification are with respect to Vss.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 3

3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outline. The case outline shall be in accordance with 1.2.4 herein and figure 1.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 3.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M</u>. For device class M, notification to DLA Land and Maritime-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.
- 3.9 <u>Verification and review for device class M.</u> For device class M, DLA Land and Maritime, DLA Land and Maritime's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
- 3.10 <u>Microcircuit group assignment for device class M.</u> Device class M devices covered by this drawing shall be in microcircuit group number 041 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 4

TABLE I. <u>Electrical performance characteristics</u>.

Test	Symbol	Conditi -55°C ≤ T _C		Group A	Device	Limit		Unit
		$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ unless otherwise specified		subgroups	type	Min	Max	
Input leakage current	ILI	$0.0 \text{ V} \le \text{V}_{IN} \le 5.8$ pins at 0 V to V _C V _{CC} = 5.5 V		1,2,3	All	-10	+10	μА
Output leakage current 2/	lLO	OE ≥ V _{IH} , 0.0 ≤ V _{CC} = 5.5 V	VOUT ≤ VCC	1,2,3	All	-10	+10	μΑ
Output high voltage	age V _{OH} I _{OH} = -1 mA			1,2,3	All	2.4		V
Output low voltage	VOL	I _{OL} = 2 mA		1,2,3	All		0.4	V
Operating supply current 4/	I _{CC1}	<u>3</u> /	SAM port	1,2,3	01		160	mA
			standby]	02,03		165	1
	I _{CC1A}	$t_{c(SC)} = Min$	SAM port		01		195	
			active		02,03		210	
Standby supply current	I _{CC2}	All clocks = V _{CC}	SAM port standby	1,2,3	All		12	mA
	I _{CC2A}	$t_{c(SC)}$ = Min	SAM port		01		65	
			active		02,03		70	
RAS -only refresh supply current	I _{CC3}	<u>3</u> /	SAM port	1,2,3	01		160	mA
			standby		02,03		165	
	I _{CC3A}	$t_{c(SC)} = Min$ 3/	SAM port active		01		195	
		<u>3</u> /	active		02,03		215	
Page-mode supply current 4/	I_{CC4}	t _{c(P)} = Min 5/	SAM port standby	1,2,3	01		95	mA
		<u>5</u> /	Stariuby		02,03		100	
	I _{CC4A}	$t_{c(SC)} = Min$ 5/	SAM port active		01		130	
		_			02,03		145	
CAS -before- RAS supply current	I_{CC5}	<u>3</u> /	SAM port standby	1,2,3	01		160	mA
				_	02,03		165	
	I _{CC5A}	$t_{c(SC)} = Min$	SAM port		01		195	
	<u>3/</u> active		02,03		210			

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 5

TABLE I. <u>Electrical performance characteristics</u> – Continued.

Test	$\begin{array}{c c} & & & \text{Conditions} & \underline{1}/\\ \text{Symbol/} & & -55^{\circ}\text{C} \leq \text{T}_{\text{C}} \leq +125^{\circ}\text{C}\\ \text{altern.} & & 4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V} \end{array}$			Group A	Device			Unit
	altern. symbol	4.5 V ≤ V _C unless otherw	-	subgroups	type	Min	Max	
Data-transfer supply current	I _{CC6}	<u>3</u> /	SAM port	1,2,3	01		170	mA
			standby		02,03		180	
	I _{CC6A}	$t_{c(SC)}$ = Min	SAM port		01		200	
			active		02,03		225	
Input capacitance <u>6</u> /	C _{IN}	f = 1.0 MHz, T _A see 4.4.1e	= +25°C,	4	All		10	pF
Output capacitance, SQ and DQ 6/	COUT1	f = 1.0 MHz, T _A see 4.4.1e	= +25°C,	4	All		15	pF
Output capacitance, QSF 6/	C _{OUT2}	f = 1.0 MHz, T _A see 4.4.1e	= +25°C,	4	All		12	pF
Functional tests		See 4.4.1c		7,8A,8B	All			
Access time from CAS	t _{a(C)} t _{CAC}	$t_{d(RLCL)} = Max, So$	ee figure 4	9,10,11	All		20	ns
Access time from column	t _{a(CA)}	$t_{d(RLCL)} = Max$		9,10,11	01		40	ns
address	t_{AA}	See figure 4 7/		02		35		
	701	_			03		38	
Access time from CAS high	t _{a(CP)}	$t_{d(RLCL)} = Max$		9,10,11	01		45	ns
	t _{CPA}	See figure 4 7/			02		40	
	-5171				03		43	
Access time from RAS	t _{a(R)}	$t_{d(RLCL)} = Max$		9,10,11	01		80	ns
	t _{RAC}	See figure 4 7/			02		70	
	-10-10				03		75	
Access time of DQ from TRG low	t _{a(G)} t _{OEA}	See figure 4 7/		9,10,11	All		20	ns
Access time of SQ from SC	t _{a(SQ)}	See figure 4		9,10,11	01		25	ns
high	t _{SCA}	$C_L = 30 \text{ pF}$ $\frac{7}{}$			02		20	
	ISCA	<u>"</u>			03		23	
Access time of SQ from SE low	t _{a(SE)}	See figure 4		9,10,11	01		20	ns
1 1 1 1 3 3 3 4 1 5 1 1 W	t _{SEA}	$C_L = 30 \text{ pF}$ $\frac{7}{}$			02		15	1
	SEA	<u> </u>			03		18	1
Disable time, random output from CAS high 8/	t _{dis(CH)} t _{OFF}	See figure 4, C _L 7/	= 50 pF	9,10,11	All	0	20	ns
Disable time, random output from RAS high 8/	t _{dis(RH)}	See figure 4, C _L 7/	= 50 pF	9,10,11	All	0	20	ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	6

	TABLE I. Ele	ectrical performance characteristi	<u>cs</u> – Continue	d.			1
Test	Symbol/	Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$	Group A	Device	Lim	nit	Unit
1650	altern. symbol	4.5 V ≤ V _{CC} ≤ 5.5 V unless otherwise specified	subgroups	type	Min	Max	Office
Disable time, random output from TRG high 8/	$\begin{matrix} t_{\text{dis}(G)} \\ t_{\text{OEZ}} \end{matrix}$	See figure 4, C _L = 50 pF 7/	9,10,11	All	0	20	ns
Disable time, random output from WE low 8/	$t_{\text{dis}(WL)} \\ t_{\text{WEZ}}$	See figure 4, C _L = 50 pF 7/	9,10,11	All	0	25	ns
Disable time, serial output	t _{dis(SE)}	See figure 4	9,10,11	01	0	20	ns
from \overline{SE} high $\underline{8}$ /	t _{SEZ}	$C_L = 30 \text{ pF}$ 7/		02	0	15	
	*OLZ	<u> </u>		03	0	18	
Cycle time, read	t _{c(RD)}	Timing measurements are	9,10,11	01	150		ns
	t _{RC}	referenced to V _{IL} max and V _{IH} min.		02	130		
	-110	See figure 4		03	140		
Cycle time, write	t _{c(W)}		9,10,11	01	150		ns
	t _{WC}			02	130		
	1,110			03	140		
Cycle time, read-modify-write	t _{c(rdW)}		9,10,11	01	200		ns
	t _{RMW}			02	175		
	CINIVIV			03	188		
Cycle time, page-mode read,	t _{c(P)}		9,10,11	01	50		ns
write	t _{PC}			02	45		
	1 F 0			03	48		
Cycle time, page-mode read-	t _{c(RDWP)}		9,10,11	01	90		ns
modify-write	t _{PRMW}			02	85		
	FRIVIV			03	88		
Cycle time, transfer read	t _{c(TRD)}		9,10,11	01	150		ns
	t _{RC}			02	130		
	*RC			03	140		
Cycle time, serial clock <u>9</u> /	t _{c(SC)}		9,10,11	01	30		ns
	t _{SCC}			02	22		
	1.000			03	24		
Pulse duration, CAS high	t _{w(CH)} t _{CPN}		9,10,11	All	10		ns
Pulse duration, CAS low 10/	t _{w(CL)}		9,10,11	All	20		ns
_	t _{CAS}					10	μS
Pulse duration, RAS high	t _{w(RH)}	1	9,10,11	01	60		ns
i disc duration, IVAS IIIgn				02	50		1
	t _{RP}			03	55		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 7

TABL	E I. Electi	rical performance characteristic	s – Continue	d.			T
Test	Symbol/	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$	Group A	Device	Limit		Unit
	altern. symbol	$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ unless otherwise specified	subgroups	type	Min	Max	
Pulse duration, RAS low 11/	$t_{w(RL)}$	Timing measurements are	9,10,11	01	80		ns
	t _{RAS}	referenced to V_{IL} max and V_{IH} min.		02	70		
		See figure 4		03	75		
				All		10	μS
	$t_{w(WL)}$		9,10,11	01	15		ns
Pulse duration, WE low	t _{WP}			02	10		
	CVVP			03	13		
Pulse duration, TRG low	$t_{\text{w}(\text{TRG})}$		9,10,11	All	20		ns
	$t_{\text{w}(\text{SCH})}$		9,10,11	01	10		ns
Pulse duration, SC high	t _{SC}			02	8		
				03	9		
	$t_{\text{w(SCL)}}$		9,10,11	01	10		ns
Pulse duration, SC low	t _{SCP}			02	8		
		_		03	9		
Pulse duration, TRG high	$t_{\text{w(GH)}} \\ t_{\text{TP}}$		9,10,11	All	20		ns
Pulse duration, RAS low (page	$t_{w(RL)P}$		9,10,11	01	80		ns
mode)	t _{RASP}			02	70		
				03	75		
				All		100	μS
Setup time, column address before $\overline{\text{CAS}}$ low	$\begin{array}{c} t_{\text{su(CA)}} \\ t_{\text{ASC}} \end{array}$		9,10,11	All	0		ns
Setup time, DSF before CAS low	$\begin{array}{c} t_{\text{su(SFC)}} \\ t_{\text{FSC}} \end{array}$		9,10,11	All	0		ns
Setup time, row address before RAS low	$t_{\text{su(RA)}} \\ t_{\text{ASR}}$		9,10,11	All	0		ns
Setup time, WE before RAS low	$t_{\text{su(WMR)}} \\ t_{\text{WSR}}$		9,10,11	All	0		ns
Setup time, DQ before RAS low	$t_{\text{su(DQR)}} \\ t_{\text{MS}}$		9,10,11	All	0		ns
Setup time, $\overline{\text{TRG}}$ high before $\overline{\text{RAS}}$ low	$t_{\text{su(TRG)}} \\ t_{\text{THS}}$		9,10,11	All	0		ns
Setup time, DSF low before RAS low	t _{su(SFR)} t _{FSR}		9,10,11	All	0		ns
Setup time, data valid before CAS low	$\begin{array}{c} t_{\text{su(DCL)}} \\ t_{\text{DSC}} \end{array}$		9,10,11	All	0		ns
Setup time, data valid before WE low	$t_{\text{Su}(\text{DWL})} \\ t_{\text{DSW}}$		9,10,11	All	0		ns

STANDARD							
MICROCIRCUIT DRAWING							
DLA LAND AND MARITIME							

COLUMBUS, OHIO 43218-3990

SIZE 5962-94549 Α REVISION LEVEL E SHEET 8

Т	ABLE I. <u>Ele</u>	ectrical performance characteristic	<u>s</u> – Continue	<u>d.</u>			
Test	Symbol/	Conditions	Group A	Device	Limit		Unit
rest	altern. symbol	$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ 4.5 V \le V _{CC} \le 5.5 V unless otherwise specified	subgroups	type	Min	Max	
Setup time, read command, WE high before CAS low	t _{su(rd)} t _{RCS}	Timing measurements are referenced to V _{IL} max and V _{IH} min.	9,10,11	All	0		ns
Setup time, early write command, WE low before CAS low	t _{su(WCL)} t _{WCS}	See figure 4	9,10,11	All	0		ns
Setup time, WE low before CAS high, write	t _{su(WCH)} t _{CWL}		9,10,11	01 02	20 15		ns
Setup time, WE low before RAS high, write	t _{su(WRH)}		9,10,11	03 All	18 20		ns
Hold time, column address after CAS low	t _{RWL} t _{h(CLCA)} t _{CAH}		9,10,11	01 02	15 10		ns
Hold time, DSF after CAS low	t _{h(SFC)}		9,10,11	03 All	13 15		ns
Hold time, row address after RAS low	t _{h(RA)}		9,10,11	All	10		ns
Hold time, TRG after RAS low	$t_{h(TRG)} \ t_{THH}$		9,10,11	All	15		ns
Hold time, write mask after RAS low	t _{h(RWM)} t _{RWH}		9,10,11	All	15		ns
Hold time, DQ after RAS low (write-mask operation)	$\begin{array}{c} t_{h(RDQ)} \\ t_{MH} \end{array}$		9,10,11	All	15		ns
Hold time, DSF after RAS low	$t_{\text{h(SFR)}}$ t_{RFH}		9,10,11	All	10		ns
Hold time, column address valid after RAS low 12/	$t_{h(RLCA)}$ t_{AR}		9,10,11	01 02 03	35 30 33		ns
Hold time, data valid after CAS low	t _{h(CLD)}		9,10,11	All	15		ns
Hold time, data valid after RAS low 12/	t _{h(RLD)} t _{DHR}		9,10,11	All	35		ns
Hold time, data valid after WE low	t _{h(WLD)} t _{DH}		9,10,11	All	15		ns
Hold time, read, $\overline{\text{WE}}$ high after $\overline{\text{CAS}}$ high $\underline{13}$ /	t _{h(CHrd)} t _{RCH}		9,10,11	All	0		ns

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	9

Т	ABLE I. <u>Ele</u>	ectrical performance characteristic	<u>s</u> – Continued	d.			T
Test	Symbol/ altern.	Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$	Group A subgroups	Device	Lim	nit	Unit
	symbol	$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ unless otherwise specified	subgroups	type	Min	Max	
Hold time, read, $\overline{\text{WE}}$ high after $\overline{\text{RAS}}$ high $\underline{13}$ /	$t_{\text{h(RHrd)}}$ t_{RRH}	Timing measurements are referenced to V _{IL} max and V _{IH} min.	9,10,11	All	0		ns
Hold time, write, $\overline{\text{WE}}$ low after $\overline{\text{CAS}}$ low	$t_{\text{h(CLW)}} \\ t_{\text{WCH}}$	See figure 4	9,10,11	All	15		ns
$\begin{array}{ccc} \text{Hold time, write, } \overline{\text{WE}} \text{ low} \\ \text{after } \overline{\text{RAS}} \text{ low} & \underline{12} / \end{array}$	t_{MCR}		9,10,11	All	35		ns
Hold time, $\overline{\text{TRG}}$ high after $\overline{\text{WE}}$ low $\underline{14}/$	t_{OEH}		9,10,11	All	10		ns
Hold time, SQ valid after SC high	$t_{\text{h(SHSQ)}}$ t_{SOH}		9,10,11	All	2		ns
Hold time, DSF after RAS low	$t_{\text{h(RSF)}}$ t_{FHR}		9,10,11	All	35		ns
Hold time, output valid after CAS low	t_{DHC}		9,10,11	All	0		ns
Delay time, RAS low to CAS high	t _{d(RLCH)}		9,10,11	01	80		ns
1.1911	t _{CSH}			02 03	70 75		
Delay time, RAS low to CAS	t _{d(RLCH)}		9,10,11	01	15		ns
high <u>15</u> /	t _{CHR}			02	10		
Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low	$t_{\text{d(CHRL)}}$ t_{CRP}		9,10,11	03 All	13 0		ns
Delay time, CAS low to RAS high	$\begin{array}{c} t_{\text{d(CLRH)}} \\ t_{\text{RSH}} \end{array}$		9,10,11	All	20		ns
Delay time, CAS low to WE	$t_{d(CLWL)}$		9,10,11	01	50		ns
low <u>16</u> / <u>17</u> /	t _{CWD}			02	45 48		
Delay time, RAS low to CAS	t _{d(RLCL)}		9,10,11	03	20	60	ns
low <u>18</u> /	t _{RCD}			02,03	20	50	
Delay time, column address	t _{d(CARH)}		9,10,11	01	40		ns
valid to RAS high	t _{RAL}			02	35		
Delay time, column address	t _{d(CACH)}		9,10,11	03 01	38 40		ns
valid to CAS high	t _{CAL}		9,10,11	01	35		115
	*UML			03	38		

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 10

Ţ	ABLE I. <u>Ele</u>	ectrical performance characteristic	<u>s</u> – Continue	d.			1
Test	Symbol/ altern.	Conditions $-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$	Group A subgroups	Device type	Lim	nit	Unit
	symbol	$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ unless otherwise specified	Subgroups	турс	Min	Max	
Delay time, \overline{RAS} low to \overline{WE}	$t_{\text{d}(\text{RLWL})}$	Timing measurements are	9,10,11	01	105		ns
low <u>16</u> /	t _{RWD}	referenced to V_{IL} max and V_{IH} min.		02	95		
		See figure 4		03	100		
Delay time, column address	$t_{\text{d}(\text{CAWL})}$		9,10,11	01	65		ns
valid to $\overline{\text{WE}}$ low $\underline{16}$ /	t _{AWD}			02	60		
			03	63			
Delay time, CAS low to RAS low	t _{d(CLRL)} t _{CSR}		9,10,11	All	0		ns
Delay time, \overline{RAS} high to \overline{CAS} low $\underline{15}/$	$t_{d(RHCL)}$ t_{RPC}		9,10,11	All	0		ns
Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{TRG}}$ high for DRAM read cycles	t _{d(CLGH)}		9,10,11	All	20		ns
Delay time, TRG high before data applied at DQ	t _{d(GHD)} t _{OED}		9,10,11	All	15		ns
Delay time, RAS low to TRG	$t_{\text{d(RLTH)}}$		9,10,11	01	60		ns
high $\frac{19}{t_R}$	t _{RTH}			02	55		
				03	58		
Delay time, RAS low to first	$t_{\text{d(RLSH)}}$		9,10,11	01	80		ns
SC high after TRG high 20/	t _{RSD}			02	70		
				03	75		
Delay time, RAS low to column	$t_{\text{d(RLCA)}}$		9,10,11	01	15	40	ns
address valid	t _{RAD}			02,03	15	35	
Delay time, TRG low to RAS high	t _{d(GLRH)} t _{ROH}		9,10,11	All	20		ns
Delay time, CAS low to first	$t_{\text{d(CLSH)}}$		9,10,11	01	25		ns
SC high after TRG high 20/	t _{CSD}			02	20		
				03	23		
Delay time, SC high to TRG high 19/ 20/	t _{d(SCTR)} t _{TSL}		9,10,11	All	5		ns
Delay time, TRG high to RAS high 19/	t _{d(THRH)} t _{TRD}		9,10,11	All	-10		ns
Delay time, TRG high to RAS	$t_{d(THRL)}$		9,10,11	01	60		ns
low <u>21</u> /	t _{TRP}			02	50		
	""			03	55		1

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	11


-	TABLE I. Elec	trical performance characteristic	<u>s</u> – Continue	d.	1		
Test	Symbol/ altern.	Conditions $-55^{\circ}\text{C} \le \text{T}_{\text{C}} \le +125^{\circ}\text{C}$ $4.5 \text{ V} \le \text{V}_{\text{CC}} \le 5.5 \text{ V}$	Group A subgroups	Device type	Lin		Unit
	symbol	unless otherwise specified			Min	Max	
Delay time, TRG high to SC	$t_{\text{d(THSC)}}$	Timing measurements are referenced to V _{IL} max and	9,10,11	01	20		ns
high <u>19</u> /	t _{TSD}	V _{IH} min.		02	15		
		See figure 4		03	18		
Delay time, RAS high to last (most significant) rising edge of SC before boundary switch during split-register transfer read cycles	$t_{d(\text{RHMS})}$		9,10,11	All	20		ns
Delay time, $\overline{\text{CAS}}$ low to $\overline{\text{TRG}}$	$t_{\text{d(CLTH)}}$		9,10,11	All	15		ns
high in real-time transfer read cycles	t _{стн}						
Delay time, column address to	t _{d(CASH)}	1	9,10,11	01	30		ns
first SC in early-load transfer read cycles	t _{ASD}			02	25		
,	7.05			03	28		
Delay time, column address to TRG high in real-time transfer	t _{d(CAGH)}		9,10,11	All	20		ns
read cycles	t _{d(DCL)}	-	9,10,11	All	0		ns
Delay time, data to CAS low	t _{DZC}	ļ	3,10,11	7 (11	Ŭ		110
Delay time, data to \overline{TRG} low	$\begin{matrix} t_{\text{d(DGL)}} \\ t_{\text{DZO}} \end{matrix}$		9,10,11	All	0		ns
Delay time, last (most significant) rising edge of SC to RAS low before boundary switch during split-register transfer read cycles	t _{d(MSRL)}		9,10,11	All	20		ns
Delay time, last (127 or 255)	t _{d(SC QSF)}		9,10,11	01		30	ns
rising edge of SC to QSF switching at the boundary	t _{SQD}			02		25	
during split-register transfer read cycles <u>22/</u>				03		28	
Delay time, CAS low to QSF	t _{d(CLQSF)}]	9,10,11	01		35	ns
switching in transfer read	t _{CQD}			02		30]
cycles <u>22</u> /				03		33	
Delay time, TRG high to QSF	t _{d(GHQSF)}		9,10,11	01		30	ns
switching in transfer read cycles <u>22</u> /	t _{CQD}			02		25	-
<u>ZZ</u>				03		28	


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	12

	TABLE I. <u>Elec</u>	trical performance characteristic	<u>s</u> - continued.				
Test	Symbol/ altern.	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ Group A $4.5.V \le V_{C}C \le 5.5.V$ subgroups		Device type		nit	Unit
	symbol	$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$ unless otherwise specified	ousg.oupo	1,700	Min	Max	
Delay time, RAS low to QSF	t _{d(RLQSF)}		9,10,11	01		75	ns
switching in transfer read	t _{RQD}			02		70	
cycles <u>22</u> /				03		73	
Refresh time interval, memory	t _{rf(MA)} t _{REF}		9,10,11	All		8	ms
Transition time	t _t t _T		9,10,11	All	3	50	ns

- 1/ For conditions shown as Min/Max, use the appropriate value specified in the timing requirements.
- 2/ SE is disabled for SQ output leakage tests.
- 3/ Measured with one address change while $\overline{RAS} = V_{IL}$. $t_{c(rd)}$, $t_{c(W)}$, $t_{c(TRD)} = Min$.
- 4/ Measured with output open.
- 5/ Measured with one address change while $\overline{CAS} = V_{IH}$.
- $\underline{6}$ / V_{CC} = 5 V ± 0.5 V, and the bias on pins under test is 0 V.
- Switching times for RAM port output are measured with a load equivalent to 1 TTL load and 50 pF. Data-out reference level: V_{OH} / V_{OL} = 2 V / 0.8 V. Switching times for SAM port output are measured with a load equivalent to 1 TTL load and 30 pF. Serial data-out reference level: V_{OH} / V_{OL} = 2 V / 0.8 V.
- $\underline{8}'$ $t_{\text{dis(CH)}}$, $t_{\text{dis(RH)}}$, $t_{\text{dis(G)}}$, $t_{\text{dis(WL)}}$ and $t_{\text{dis(SE)}}$ are specified when the output is no longer driven.
- 9/ Cycle time assumes $t_t = 3$ ns.
- $\underline{10}$ / In a read-modify-write cycle, $t_{d(CLWL)}$ and $t_{su(WCH)}$ must be observed. Depending on the users's transition times, this may require additional \overline{CAS} low time [$t_{w(CL)}$].
- 11/ In a read-modify-write cycle, $t_{d(RLWL)}$ and $t_{su(WRH)}$ must be observed. Depending on the users's transition times, this may require additional \overline{RAS} low time $[t_{w(RL)}]$.
- 12/ The minimum value is measured when $t_{d(RLCL)}$ is set to $t_{d(RLCL)}$ min as a reference.
- $\overline{13}$ / Either $t_{h(RHrd)}$ or $t_{d(CHrd)}$ must be satisfied for a read cycle.
- 14/ Output-enable-controlled write. Output remains in the high-impedance state for the entire cycle.
- 15/ CAS -before- RAS refresh operation only.
- 16/ Read-modify-write operation only.
- 17/ TRG must disable the output buffers prior to applying data to the DQ pins.
- 18/ The maximum value is specified only to assure \overline{RAS} access time.
- 19/ Real-time load transfer read or late-load transfer read cycle only.
- 20/ Early-load transfer read cycle only.
- 21/ Full-register (read) transfer cycles only.
- $\overline{22}$ / Switching times for QSF output are measured with a load equivalent to 1 TTL load and 30 pF, and output reference level is $V_{OH} / V_{OL} = 2 \text{ V} / 0.8 \text{ V}$.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 13





	T					
	Millimeters					
Symbol	Min	Max				
Α	2.54	3.81				
b	0.15	0.25				
С	0.11	0.20				
D	18.54	19.43				
Е	10.67	11.30				
E2	7.49	8.13				
E3	1.40	1.78				
е	0.50	BSC				
F	40.13	41.14				
F1	24.89	25.91				
F2	3.68	4.70				
F3	0.76	1.02				
Q	0.66					

FIGURE 1. Case outline.

SIZE

STANDARD					
MICROCIRCUIT DRAWING					
DLA LAND AND MARITIME					

COLUMBUS, OHIO 43218-3990

Α REVISION LEVEL E

	Device types: All																
	Case outline: X (Bottom view)																
Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
J1	DQ ₁	J2	SQ ₃	J3	DQ ₃	J4	DQ ₄	J5	DQ ₅	J6	DQ ₆	J7	SQ ₇	J8	CASL	J9	A ₈
H1	DQ_0	H2	SQ ₂	НЗ	DQ ₂	H4	SQ ₄	H5	SQ ₅	H6	SQ ₆	H7	DQ ₇	Н8	WE	Н9	A ₇
G1	SQ ₀	G2	SQ ₁	G3	V_{DD2}	G4	V _{SS2}			G6	V_{DD2}	G7	V _{SS2}	G8	RAS	G9	A ₆
F1	TRG	F2	V _{SS1}	F3	V_{DD1}							F7	V _{DD1}	F8	V _{DD1}	F9	A ₅
E1	SC	E2	V_{DD1}											E8	V _{SS1}	E9	A ₄
D1	SE	D2	V _{SS1}	D3	V_{DD1}							D7	V _{SS1}	D8	A ₃	D9	A ₂
C1	SQ ₁₅	C2	V _{SS1}	C3	V_{DD2}	C4	V _{SS2}			C6	V_{DD2}	C7	V _{SS2}	C8	CASU	C9	A ₁
B1	DQ ₁₅	B2	DQ ₁₄	В3	DQ ₁₃	B4	DQ ₁₂	B5	DQ ₁₁	В6	DQ ₁₀	В7	SQ ₈	В8	DSF	В9	A ₀
A1	SQ ₁₄	A2	SQ ₁₃	A3	SQ ₁₂	A4	SQ ₁₁	A5	SQ ₁₀	A6	SQ ₉	A7	DQ ₉	A8	DQ ₈	A9	QSF

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	15

Device types	All	Device types	All
Case Outline	Y	Case Outline	Υ
Terminal Number	Terminal Symbol	Terminal Number	Terminal Symbol
1	V _{CC}	33	V _{SS}
2	TRG	34	A ₃
3	V _{SS}	35	A ₂
4	SQ ₀	36	A ₁
5	DQ_0	37	A ₀
6	SQ ₁	38	QSF
7	DQ ₁	39	CASU
8	V _{CC}	40	NC / GND
9	SQ ₂	41	D _{SF}
10	DQ_2	42	V _{SS}
11	SQ ₃	43	DQ ₈
12	DQ ₃	44	SQ ₈
13	V _{SS}	45	DQ ₉
14	SQ ₄	46	SQ ₉
15	DQ ₄	47	Vcc
16	SQ ₅	48	DQ ₁₀
17	DQ ₅	49	SQ ₁₀
18	Vcc	50	DQ ₁₁
19	SQ ₆	51	SQ ₁₁
20	DQ ₆	52	V _{SS}
21	SQ ₇	53	DQ ₁₂
22	DQ ₇	54	SQ ₁₂
23	V _{SS}	55	DQ ₁₃
24	CASL	56	SQ ₁₃
25	WE	57	V _{CC}
26	RAS	58	DQ ₁₄
27	A ₈	59	SQ ₁₄
28	A ₇	60	DQ ₁₅
29	A ₆	61	SQ ₁₅
30	A ₅	62	V _{SS}
31	A ₄	63	SE
32	V _{CC}	64	SC
			·

FIGURE 2. <u>Terminal connections</u> - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	16

		RAS	FALL		CAS	ADDF	RESS	DQ0-D	Q15 <u>1</u> /	
FUNCTION					FALL					MNE CODE
	CASx <u>2</u> /	TRG	WE	DSF	DSF	RAS	CASx <u>3</u> /	RAS	CASU WE	
Reserved (do not use)	L	L	L	L	Х	Х	Х	Х	Х	
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ -refresh (no reset) and stop point set $\underline{4}$ /	L	Х	L	Н	Х	Stop point <u>5</u> /	Х	Х	Х	CBRS
CAS -before- RAS -refresh (option reset) 6/	L	Х	Н	L	Х	Х	Х	Х	Х	CBR
CAS -before- RAS -refresh (no reset) 7/	L	Х	Н	Н	Х	Х	Х	Х	Х	CBRN
Full-register transfer read	Н	L	Н	L	Х	Row Addr	Tap Point	Х	Х	RT
Split-register transfer read	Н	L	Н	Н	Х	Row Addr	Tap Point	X	Х	SRT
DRAM write (nonpersistent write-per-bit)	Н	Н	L	L	L	Row Addr	Col Addr	Write Mask	Valid Data	RWM
DRAM block write (nonpersistent write-per-bit)	Н	Н	L	L	Н	Row Addr	Block Addr A2-A8	Write Mask	Col Mask	BWM
DRAM write (persistent write-per-bit)	Н	Н	L	L	L	Row Addr	Col Addr	X	Valid Data	RWM
DRAM block write (persistent write-per-bit)	Н	Н	L	L	Н	Row Addr	Block Addr A2-A8	X	Col Mask	BWM
DRAM write (nonmasked)	Н	Н	Н	L	L	Row Addr	Col Addr	Х	Valid Data	RW
DRAM block write (nonmasked)	Н	Н	Н	L	Н	Row Addr	Block Addr A2-A8	Х	Col Mask	BW
Load write-mask register 8/	Н	Н	Н	Н	L	Refresh Addr	Х	Х	Write Mask	LMR
Load color register	Н	Н	Н	Н	Н	Refresh Addr	Х	Х	Color Data	LCR

X = Don't care


Col Mask = H: Write to address/column enabled


Write Mask = H: Write to I/O enabled


- 1/ DQ0-DQ15 are latched on either the first falling edge of CASx or the falling edge of WE, whichever occurs later.
- 2/ Logic L is selected when either or both \overline{CASL} and \overline{CASU} are low.
- $\underline{3}$ / The column address and block address are latched on the first falling edge of $\overline{\mathsf{CASx}}$.
- 4/ CBRS cycle should be performed immediately after the power-up initialization cycle.
- 5/ A0-A3, A8: don't care; A4-A7: stop-point code.
- 6/ CAS -before- RAS -refresh (option reset) mode will end persistent write-per-bit mode and stop-point mode.
- 7/ CAS -before- RAS -refresh (no reset) mode will not end persistent write-per-bit mode or stop-point mode.
- 8/ Load-write-mask-register cycle will set the persistent write-per-bit mode. The persistent write-per-bit mode is reset only by the CAS -before- RAS -refresh (option reset) cycle.

FIGURE 3. Truth tables.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990 SIZE A SP62-94549 REVISION LEVEL E 17








O.ul-	State		
Cycle	1	2	3
Write operation (nonmasked)	Н	Don't care	Valid data
Write operation with nonpersistent w/B	L	Write mask	Valid data
Write operation with persistent w/B	L	Don't care	Valid data

FIGURE 4. Timing waveforms - continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 20



	State		
Cycle	1	2	3
Write operation (nonmasked)	Н	Don't care	Valid data
Write operation with nonpersistent w/B	L	Write mask	Valid data
Write operation with persistent w/B	L	Don't care	Valid data

FIGURE 4. Timing waveforms - continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 21



NOTE: Load-write-mask-register cycle will put the device into the persistent write-per-bit mode.

FIGURE 4. Timing waveforms - continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 22



NOTE: Load-write-mask-register cycle will put the device into the persistent write-per-bit mode.

FIGURE 4. Timing waveforms - continued.


	i		
STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 23



	State			
Cycle	1	2	3	
Write operation (nonmasked)	Н	Don't care	Valid data	
Write operation with nonpersistent w/B	L	Write mask	Valid data	
Write operation with persistent w/B	L	Don't care	Valid data	

FIGURE 4. Timing waveforms - continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 24



- 1. A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specifications are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CAS to select the desired write mode (normal, block write, etc.).
- 2. Access time is $t_{a(CP)}$ or $t_{a(CA)}$ dependent.
- 3. Output can go from the high-impedance state to an invalid data state prior to the specified access time.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 25




O. ala	State				
Cycle	1	2	3	4	5
Write operation (nonmasked)	L	L	Н	Don't care	Valid data
Write operation with nonpersistent w/B	L	L	L	Write mask	Valid data
Write operation with persistent w/B	L	L	L	Don't care	Valid data
Load write mask on first falling edge of CASx or or the falling edge of WE , whichever occurs later	Н	L	Н	Don't care	Write mask

- 1. A read cycle or a read-modify-write cycle can be intermixed with write cycles, observing read and read-modify-write timing specifications. To assure page-mode cycle time, TRG must remain high throughout the entire page-mode operation if the late write feature is used. If the early write-cycle timing is used, the state of TRG is a don't care after the minimum period t_{h(TRG)} from the falling edge of RAS.

 2. Referenced to the first falling edge of CAS or the falling edge or WE, whichever occurs later.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 26




	State				
Cycle	1	2	3	4	5
Write operation (nonmasked)	L	L	Н	Don't care	Valid data
Write operation with nonpersistent w/B	L	L	L	Write mask	Valid data
Write operation with persistent w/B	L	L	L	Don't care	Valid data
Load write mask on first falling edge of CASx or or the falling edge of WE , whichever occurs later	Н	L	Н	Don't care	Write mask

- A read or a write cycle can be intermixed with read-modify-write cycles as long as the read and write timing specifications are not violated.
- 2. Output can go from the high-impedance state to an invalid data state prior to the specified access time.

FIGURE 4. Timing waveforms - continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 27





- 1. A write cycle or a read-modify-write cycle can be mixed with the read cycles as long as the write and read-modify-write timing specification are not violated and the proper polarity of DSF is selected on the falling edge of RAS and CAS to select the desired write mode (normal, block write, etc.).
- 2. Output can go from the high-impedance state to an invalid data state prior to the specified access time.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 28








For write-mask data, 0 = I/O write disable, 1 = I/O write enable.

For column-mask data (DQI to DQI + 3; I = 0, 4, 8, 12), 0 = column write disable, 1 = column write enable.

FIGURE 4. <u>Timing waveforms</u> - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 31




For write-mask data, 0 = I/O write disable, 1 = I/O write enable.

For column-mask data (DQI to DQI + 3; I = 0, 4, 8, 12), 0 = column write disable, 1 = column write enable.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 32



For write-mask data, 0 = I/O write disable, 1 = I/O write enable. For column-mask data (DQI to DQI + 3; I = 0, 4, 8, 12), 0 = column write disable, 1 = column write enable.

- 1. To assure page-mode cycle time, \overline{TRG} must remain high throughout the entire page-mode operation if the late-write feature is used. If the early-write cycle timing is used, the state of \overline{TRG} is a don't care after the minimum period $t_{h(TRG)}$ from the falling edge of \overline{RAS} .
- 2. Referenced to the first falling edge of \overline{CAS} or the falling edge or \overline{WE} , whichever occurs later.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-94549
		REVISION LEVEL E	SHEET 33





FIGURE 4. <u>Timing waveforms</u> - continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-94549
		REVISION LEVEL E	SHEET 34



Cycle	State		
	1	2	3
CAS -before- RAS refresh with option reset	Don't care	L	Н
CAS -before- RAS refresh with no reset	Don't care	Н	Н
CAS -before- RAS refresh with stop-point set and no reset	Stop address	Н	L

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-94549
		REVISION LEVEL E	SHEET 35





FIGURE 4. Timing waveforms - continued.


STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-94549
		REVISION LEVEL E	SHEET 36



- DQ outputs remain in the high-impedance state for the entire memory-to-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
 Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
 A0-A7: register tap point: A8: identifies the half of the transferred row.
- 3. A0-A7: register tap point; A8: identifies the half of the transferred row. 4. Early-load operation is defined as $t_{h(TRG)} \min < t_{h(TRG)} < t_{d(RLTH)} \min$.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 37




- 1. DQ outputs remain in the high-impedance state for the entire memory-to-register transfer cycle. The memory-to-data-register transfer cycle is used to load the data registers in parallel from the memory array. The 256 locations in each data register are written into from the 256 corresponding columns of the selected row.
- data register are written into from the 256 corresponding columns of the selected row.

 2. Once data is transferred into the data registers, the SAM is in the serial read mode (i.e., the SQ is enabled), allowing data to be shifted out of the registers. Also, the first bit to read from the data register after TRG has gone high must be activated by a positive transition of SC.
- 3. A0-A7: register tap point; A8: identifies the half of the transferred row.
- 4. Late-load operation is defined as $t_{d(THRH)} < 0$ ns.

FIGURE 4. Timing waveforms - continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 38



NOTE: A0-A6: tap point or the given half; A7: don't care; A8: identifies the DRAM row half.

FIGURE 4. Timing waveforms - continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	39



- 1. While the data is being read through the serial-data register, \overline{TRG} is a don't care, except \overline{TRG} must be held high when \overline{RAS} goes low. This is to avoid the initiation of a register-data transfer operation.
- 2. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 40



- 1. While the data is being read through the serial-data register, \overline{TRG} is a don't care, except \overline{TRG} must be held high when \overline{RAS} goes low. This is to avoid the initiation of a register-data transfer operation.
- 2. The serial data-out cycle is used to read data out of the data registers. Before data can be read via SQ, the device must be put into the read mode by performing a transfer read cycle.

FIGURE 4. Timing waveforms - continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	41

4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Delete the sequence specified as initial (preborn-in) electrical parameters through interim (postburn-in) electrical parameters of method 5004 and substitute lines 1 through 6 of table IIA herein.
 - b. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
 - (1) Dynamic burn-in (method 1015 of MIL-STD-883, test condition D; for circuit, see 4.2.1b herein).
 - c. Interim and final electrical parameters shall be as specified in table IIA herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD
MICROCIRCUIT DRAWING
DI A I AND AND MARITIME

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-94549
	REVISION LEVEL E	SHEET 42

	TABLE IIA.	Electrical test requiren	<u>nents. 1/ 2/ 3/ 4/ 5/ 6/ 7</u>	<i>l</i>
Line no.	Test requirements	Subgroups (in accordance with MIL-STD-883, TM 5005, table I)	(in accord	roups lance with 535, table III)
		Device class M	Device class Q	Device class V
1	Interim electrical parameters (see 4.2)			1, 7, 9
2	Static burn-in (method 1015)	Not required	Not required	Required
3	Same as line 1			1*, 7* Δ
4	Dynamic burn-in (method 1015)	Required	Required	Required
5	Same as line 1			1*, 7* Δ
6	Final electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
7	Group A test requirements (see 4.4)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
8	Group C end-point electrical parameters (see 4.4)	2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B	1, 2, 3, 7, 8A, 8B, 9, 10, 11 Δ
9	Group D end-point electrical parameters (see 4.4)	2, 3, 8A, 8B	2, 3, 8A, 8B	2, 3, 8A, 8B
10	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
 3/ Subgroups 7 and 8 functional tests shall verify the truth table.
 4/ * indicates PDA applies to subgroup 1 and 7.

- 5/ ** see 4.4.1e.
- $\underline{6}$ / Δ indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- <u>7</u>/ See 4.4.1d.

TABLE IIB. Delta limits at +25°C.

T4 4/	Device types	
Test <u>1</u> /	All	
I _{LI}	±10% of specified value in table I	
I _{LO}	±10% of specified value in table I	

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta Δ .

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 43

- 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
 - d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device class M, procedures and circuits shall be maintained under document revision level control by the manufacturer and shall be made available to the preparing activity or acquiring activity upon request. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD 78 may be used for reference.
 - e. Subgroup 4 (C_{IN} and C_{OUT} measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - b. $T_A = +125$ °C, minimum.
 - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table IIA herein.
 - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table IIA herein.
- 4.5 <u>Delta measurements for device class V.</u> Delta measurements, as specified in table IIA, shall be made and recorded before and after the required burn-in screens and steady-state life tests to determine delta compliance. The electrical parameters to be measured, with associated delta limits are listed in table IIB. The device manufacturer may, at his option, either perform delta measurements or within 24 hours after burn-in perform final electrical parameter tests, subgroups 1, 7, and of the control of the c

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-94549
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	44

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.
- 6.6.2 <u>Approved sources of supply for device class M.</u> Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

STANDARD
MICROCIRCUIT DRAWING

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE A		5962-94549
	REVISION LEVEL E	SHEET 45

APPENDIX A

Appendix A forms a part of SMD 5962-94549

FUNCTIONAL ALGORITHMS

A.1 SCOPE

- A.1.1 <u>Scope</u>. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory (RAM). Each algorithm serves a specific purpose for the testing of the device. It is understood that all manufacturers do not have the same test equipment; therefore, it becomes the responsibility of each manufacturer to guarantee that the test patterns described herein are followed as closely as possible, or equivalent patterns be used that serve the same purpose. Each manufacturer should demonstrate that this condition will be met. Algorithms shall be applied to the device in a topologically pure fashion. This appendix is a mandatory part of the specification. The information contained herein is intended for compliance.
 - A.2 APPLICABLE DOCUMENTS. This section is not applicable to this appendix.
 - A.3 ALGORITHMS
 - A.3.1 Algorithm A (pattern 1).
- A.3.1.1 Output high impedance (toff). This pattern verifies the output buffer switches to high impedance (three-state) within the specified toff after the rise of CAS. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load address location with data.
 - Step 3: Raise \overline{CAS} and read address location and guarantee $V_{OL} < V_{OUT} < V_{OH}$ after t_{OFF} delay.
 - A.3.2 Algorithm B (pattern 2).
- A.3.2.1 <u>V_{CC} slew</u>. This pattern indicates sense amplifier margin by slewing the supply voltage between memory writing and reading. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data with V_{CC} at 4.5 V.
 - Step 3: Change V_{CC} to 5.5 V.
 - Step 4: Read memory with background data.
 - Step 5: Load memory with background data complement.
 - Step 6: Change V_{CC} to 4.5 V.
 - Step 7: Read memory with background data complement.
 - A.3.3 Algorithm C (pattern 3).
- A.3.3.1 <u>March data</u>. This pattern tests for address uniqueness and multiple selections. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Read location 0.
 - Step 4: Write data complement in location 0.
 - Step 5: Repeat steps 3 and 4 for all other locations in the memory (sequentially).
 - Step 6: Read data complement in maximum address location.
 - Step 7: Write data in maximum address location.
 - Step 8: Repeat steps 6 and 7 for all other locations in the memory from maximum to minimum address.
 - Step 9: Read data in maximum address location.
 - Step 10: Write data complement in maximum address location.
 - Step 11: Repeat steps 6 and 7 for all other locations in the memory from maximum to minimum address.
 - Step 12: Read memory with data complement.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-94549
		REVISION LEVEL E	SHEET 46

APPENDIX A - Continued.

Appendix A forms a part of SMD 5962-94549

A.3.4 Algorithm D (pattern 4).

- A.3.4.1 <u>Refresh test (cell retention) +125°C only</u>. This test is used to check the retention time of the memory cells. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Pause t_{REF} (stop all clocks).
 - Step 4: Read memory with background data.
 - Step 5: Repeat steps 2 through 4 with data complement.

A.3.5 Algorithm E (pattern 5).

- A.3.5.1 <u>Read-modify-write (RMW)</u>. This pattern verifies the Read-modify-write mode for the memory. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Read memory with data and load with data complement using RMW cycle.
 - Step 4: Repeat step 3 for all address locations.
 - Step 5: Repeat steps 2 and 3 using data complement.

A.3.6 Algorithm F (pattern 6).

- A.3.6.1 Page mode. This pattern verifies the Page mode for the memory. It is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load first page of memory with background data using Page mode cycle.
 - Step 3: Read first page of memory with data and load with data complement using Page mode cycle.
 - Step 4: Read first page of memory with data complement and load with data using Page mode cycle.
 - Step 5: Repeat steps 2 through 4 for remaining memory locations.

A.3.7 Algorithm G (pattern 7).

- A.3.7.1 <u>CAS-before RAS refresh test</u>. This test is used to verify the functionality of the <u>CAS-before RAS</u> mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Perform 1024 CAS-before RAS cycles while attempting to modify data.
 - Step 4: Read memory with background data.

A.3.8 Algorithm H (pattern 8).

- A.3.8.1 RAS-only refresh test. This test is used to verify the functionality of the RAS-only mode of cell refreshing. It is done at +125°C only and is performed in the following manner:
 - Step 1: Perform 8 pump cycles.
 - Step 2: Load memory with background data.
 - Step 3: Perform 1024 RAS-only cycles while attempting to modify data.
 - Step 4: Repeat step 3 for 1 second.
 - Step 5: Read memory with background data.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE A		5962-94549
		REVISION LEVEL E	SHEET 47

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 14-10-07

Approved sources of supply for SMD 5962-94549 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9454901MXA	<u>3</u> /	SMJ55161-80GBM
5962-9454901MYC	<u>3</u> /	SMJ55161-80HKCM
5962-9454902MXX	<u>3</u> /	SMJ55161-70GBM
5962-9454902MYX	<u>3</u> /	SMJ55161-70HKCM
5962-9454903QXA	<u>3</u> /	SMJ55161-75GBM
5962-9454903QYC	<u>3</u> /	SMJ55161-75HKCM

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Not available from an approved source of supply. The last known source is listed below.

 Vendor CAGE
 Vendor name

 number
 and address

0EU86 Austin Semiconductor Inc.
Micross Components

8701 Cross Park Drive Suite 105

Austin, TX 78754-4566

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.